

## BACKGROUND AND SUMMARY OF THE INVENTION

5

10

20

25

35

The integrated circuit may also include a fourth terminal separated from the first terminal by an insulator. The method may include applying the biasing voltage to the second and fourth terminals and measuring the voltage between the first terminal and the second and fourth terminals. This determines the sum of the capacitance between the first terminal and the second and fourth terminals. Although the first and third or fourth terminals are connected to the same potential, the measurements are taken at the first terminal.

Wherein the micro structure is a field affect transistor, the capacitance between the gate and the source or drain may be measured by applying the biasing voltage to one of the source and drain and applying the same potential to the gate and to the channel area and the other of the source and drain. Then the electrical characteristic is measured between the gate and one of the source and drain to determine the capacitance between the gate and one of the source

5

15

35

**THE UNIVERSITY OF CHICAGO**

5

10

15

20

THE UNIVERSITY OF CHICAGO

Figure 1 is a cross section of a field effect transistor showing the capacitance between the gate and the source, drain and body regions.

Figure 3 is a plan view of the line, contacts and  
10 interconnects of Figure 2.

Figure 5 is an illustration of a method for measuring the capacitance between the gate and the drain.

→ Figure 7 is a diagram illustrating the method of measuring the capacitance between the gate and the source, drain and well.

Figure 9 illustrates the method of measuring the  
25 junction capacitance between the drain and the well.

Figure 11 is a schematic of the array of Figure 10.

30           Figure 12 illustrates a method of measuring the  
          capacitance between a pair of neighboring bit lines.

Figure 13 illustrates a method of measuring the capacitance between three neighboring bit lines.

Figure 14 illustrates measuring the total  
35 capacitances related to a bit line.

Figure 15 illustrates the pad and guard structure for bit line measurement.

Figure 16 is a perspective view of the ray of Figure 10 in further detail and showing the capacitance with respect to a word line.

Figure 17 is a schematic of Figure 16.

Figure 18 shows the measurement for the capacitance between all of the capacitances with respect to a word line.

Figure 19 shows the measuring of the capacitance between neighboring word lines.

Figure 20 shows measuring the capacitances between a pair of word lines.

Figure 21 shows the pad and shielding structure of a bit line.

Figure 22 shows a cross section along lines XXII-XXII of Figure 23 for measuring the capacitance between two lines in a common plane.

Figure 23 is a perspective view of Figure 22.

Figure 24 illustrates the cross section along lines XXIV-XXIV of Figure 25 and illustrates the measuring of the capacitance between lines or interconnects on two different planes.

Figure 25 is a perspective view of the structure of Figure 24.

Figure 26 is a cross sectional view of a capacitor array including two layers of polycrystalline silicon.

Figure 27 is a plan view of Figure 26.

Figure 28 is a schematic of Figure 27.

Figure 29 is a graph of measured capacitance versus chip number.

Figure 30 is a graph of the chip number versus the capacitance.

GOVT. SECRET

Figure 31 is a view of the location of the chips on a wafer.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

5           The present method takes advantage of the instruments capable of measuring very small capacitance, for example, in the femto-farad range ( $10^{-15}$ ). The ability to measure discrete capacitance in an integrated circuit surrounded by other stray or  
10           parasitic capacitance is achieved by the present method. Integrated circuits have many conductors, interconnects, terminals and other conductor structure separated from each other by an insulator. They may be in the same plane or level or different planes or  
15           levels. The capacitance between a conductor and an active portion of the substrate are separated by insulators and therefore have capacitance therebetween. The PN junctions within the substrate also exhibit capacitance. Each of these may be  
20           isolated and measured by the present method.

          The two elements which can form the terminals of a capacitor with a dielectric or insulator therebetween are connected to a measuring or sensing terminal and a biasing voltage terminal. All other  
25           elements are connected to another terminal which has the same potential as the measuring/sensing terminal. This effectively cancels all capacitances connected to the third terminal which has the same potential as the measuring terminal and isolates the capacitance to be  
30           measured between the measuring or sensing terminal and the biasing terminal. Since the measuring or sensing terminal is at the same potential as the third terminal, the voltage across any capacitance between the sensing/measuring terminal and the third terminal  
35           will be zero. Thus, there is no charge that can

00201-54880260

accumulate on any capacitor which would be formed between the element connected to the measuring/sensing terminal and the third terminal.

5 While other methods may have tried to measure a specific capacitance, they cannot truly isolate and measure a specific capacitance in the integrated circuit since they did not eliminate parasitic or other capacitance which would occur within the integrated circuit.

10 The following are examples of methods of measuring capacitance in components as well as a variety of structures of an integrated circuit. They are merely examples to illustrate the present method. The capacitors shown in the diagrams in solid are  
15 active capacitance based on the biasing. Those which are nullified are in dashed lines. These examples are not a complete list of the type of integrated circuits that the present method can be used to measure.

20 The example illustrated in Figures 1-9, measure the capacitances of a field effect transistor. A primary example is measuring the capacitance between the gate and one or more of the source, the drain and the channel region or well. A further example is measuring the junction capacitance between the drain  
25 or source and the well. The junction capacitance can also be measured in junction field effect transistors, bipolar transistors or any other PN junction device on the integrated circuit. It should also be noted that the well or body of the transistor is not to be  
30 limited to a well in a substrate, it may also be the substrate or bulk material. The only distinction of the well being a well on bulk material is illustrated in Figure 7, wherein the total capacitance of the gate material is measured.



As illustrated in Figures 1-9, an insulated gate field effect transistor 40 includes a source 42 and a drain 44 formed in a body or well 46. The channel portion 47 of the well 46 extends between the source 42 and the drain 44. The gate 50 is separated from the source 42, drain 44 and the channel 47 by an insulative layer 52, generally oxide. The gate oxide includes a portion 54 which separates the gate 50 from the drain 44, a portion 56 which separates the gate 50 from the source 42, and a portion 58 which separates the gate 50 from the channel region 47.

As illustrated in Figures 2-4, the source contact 62, drain contact 64, well contact 66 and gate 50 are connected to respective source pad 72, drain pad 74, well pad 76 and gate pad 70. The contacts and gate may be metal or polysilicon. As shown in Figure 4, the gate 50 and the gate pad 70 are in two different levels and interconnected by a line 71 in an intermediate level.

For the field effect transistor 40, the capacitance between the gate 50 and the source 42 through the insulator region 56 is signified as CGSO. Similarly, the capacitance between the gate 50 and the drain 44 through insulator region 54 is designated CGDO and the capacitance between the gate 50 and the channel region 47 of the well 46 through insulator region 58 is signified by CGBO. As illustrated in Figure 2, the capacitance between the gate 50 and gate line 71 and pad 70 and the source line 62 and pad 72 is signified as Cgslines. Similarly, the capacitance between the gate 50 and gate line 71 and pad 72 and the drain line 64 and drain pad 74 is signified by Cgdline. The capacitance between the gate 50 and gate line 71 and gate pad 70 and the line 66 and pad 76 for the well or body is signified by Cgblines. A plan view

in Figure 3 illustrates the capacitance between the interconnect and contact.

To measure the capacitance between the gate 50 and drain 44, the gate 50 is connected to a sense terminal  $T_s$  and the drain 44 is connected to a bias terminal  $T_b$ . To nullify the capacitance between the gate 50 and the well 46 and between the gate 50 and the source 42, the source 42 and the well 46 are connected to a guard terminal  $T_g$  which is at the same potential as the sense terminal  $T_s$ . Resulting effects on the capacitance are illustrated in Figures 3-5. This nullifies the capacitance through the insulators for the source 42 and well 46 regions as well as the capacitance between their contacts, lines, and pads. Only the capacitance between the lines Cgdline and the gate and drain are shown in solid. The other capacitance are shown in dotted line.

An electrical characteristic is measured between the sense terminal  $T_s$  and the bias terminal  $T_b$  to determine the capacitance therebetween. The impedance or charge can be measured. Knowing the voltage applied across the two terminals, the capacitance can be determined from the measure impedance or charge.

As illustrated in Figure 6, to measure the sum of the capacitance between the gate 50 and the source 42 and drain 44, the gate 50 is connected to the sense terminal  $T_s$ , the source 42 and the drain 44 are connected to bias terminal  $T_b$  and the well or body 46 is connected to the guard terminal  $T_g$  which is the same voltage or potential sense terminal  $T_s$ .

As illustrated in Figure 7, to measure the total capacitance between the gate 50 and the source 42, drain 44, and well or body 46, the gate 50 is connected to the sense terminal  $T_s$  and the source 42, drain 44 and well 46 are connected to the bias

terminal  $T_b$ . The bulk 48 is connected to the guard terminal  $T_g$  which is at the same potential as  $T_s$ . This is where the well 46 is formed in or on a bulk or substrate 48. This is to remove any capacitance between the bulk 48 and any of the interconnects or contacts of the gate 50, the source 42, the drain 44 and the well 46.

The measurements with respect to Figures 1-7 are not polarity specific. Thus, for example, as illustrated in Figure 8, the capacitance between the gate 50 and the drain 44 may be measured using the present method wherein the drain 44 is connected to the sense terminal  $T_s$  while the gate ~~40~~<sup>50</sup> is connected to the bias terminal  $T_b$ . The source 42 and the well 46 are connected to the guard terminal  $T_g$  which is at the same potential as the sense terminal  $T_s$  connected to drain 44.

The capacitance to be measured may also be the capacitance of a PN junction. As illustrated in Figure 9, the capacitance  $C_{db}$  of the PN junction between the drain 44 and the well, bulk or body 46 is to be measured. The drain 44 is connected to the sense terminal  $T_s$  and well 46 is connected to the bias terminal  $T_b$ . The gate 50 and the source 42 are connected to the guard terminal  $T_g$  which is at the same potential as a drain 44 at the sense terminal  $T_s$ . With this appropriate biasing, a depletion region 45 is produced between the drain 44 and the body 46. Also, a depletion region 49 is formed in the channel region 47 of the well 46 extending between the source 42 and the drain 44. Since the gate 50 is at the same potential or voltage as the drain 44, the drain to gate capacitance  $C_{dg}$  will not be sensed nor the drain to source capacitance  $C_{ds}$  through the depletion layer 49 in the channel 47. The only capacitance to be

00203845-11000

measured or sensed is the capacitance  $C_{db}$  through the depletion layer 45 between the drain 44 and the well 46. The depletion layer 45 may be considered an insulative layer or dielectric of a capacitor. The capacitance of other PN junctions may be measured, for example, in a junction field effect transistor, bipolar transistor or any other PN junction in an integrated circuit.

Measurements were made on a insulated gate field effect transistor having a gate length of two microns, a width of 50 microns and an oxide thickness of 50 nanometers. The measured capacitance between the gate and drain was measured at 17.8fF or 0.356fF per micron. The capacitance between the gate and source was measured to be 16.3fF or 0.326fF per micron. The combined capacitance between the gate and the source and drain was measured at 34.4fF. Based on conventional methods, the capacitance between the gate and drain or the gate and source was calculated to be 0.35fF per microns. Thus, by direct measurements, the difference between the gate drain and gate source capacitance can be measured.

The biasing may be, for example, ground or any other bias voltage. The measurements were made with the CS8800 instrument available from Sumitomo Metals. This is but an example, and other instruments may be used to make the measurements, for example capacitance-voltage converter and capacitance-frequency converter.

Another example of measuring capacitance of an integrated circuit will be described with respect to a memory array. The bit line capacitance measurements will be described in Figures 10 and 15 while the word line capacitance measurements will be described with respect to Figures 16-21. The historically

00207-548E0460

complicated test structure were provided on the memory of array structure. They consumed large areas. Also, they only yield pico-farad resolution capabilities. Estimates of capacitance have also been by simulating using 2D and 3D simulations to give femto-farad resolutions.

An example of a portion of a memory is illustrated in Figures 10 and 11. Each cell includes a transistor 90 having its drain 94 connected to the bit line 82 and its gate connected to or formed by the word line 84. Connected to the source 92 is a first plate 86 of memory capacitor having as a second plate, a common cell plate 88. The source 92 and the drain 94 of the transistor are formed in a bulk, body or well 96. The bit line 82 is connected by via 81 to the drain 94. The drain 94 is a common drain for a pair of adjacent access transistors 90. Via 85 connects the source 92 to the memory capacitor plate 86. The cell plate 88 is shown in phantom and is separated from the lower capacitor plates 86 by an insulator or dielectric.

The bit line capacitances are illustrated in Figure 10. The inter-bit line capacitance  $C_{bb1}$  and  $C_{bb2}$  is a capacitance between the bit line and its neighboring bit lines. These are in the same plane or interconnect level. The capacitance between the bit line 82 and the cell plate 88 is signified by  $C_{bp}$ . The junction capacitance of the access transistor 90 is signified by  $C_{bj}$ . The junction capacitance of the switching transistors on the bit line namely for the sense amplifier loading and the precharging loading, are represented by  $C_{bs1}$  and  $C_{bs2}$ , respectively. Although these switching transistors are off during any measurement, there is a resulting junction capacitance because of the biasing of their wells.

Because the cell plate 88 is between the bit line 82 and the word lines 84 and also between the bit line 82 and the body or bulk 96, these capacitances do not occur.

5           The measurement of the capacitance between bit line 82 and its first neighbor 1 (not shown) is illustrated in Figure 12. The access transistors 90 and the switching transistors on both ends of the bit line are turned off. The sensing voltage or  $T_s$  is applied to the bit line 82. The neighboring bit line 10 1 is connected to the biasing voltage  $T_B$ . The neighboring bit line 2, cell plate 88 and the bulk 96 of the access transistors are all connected to the guard voltage  $T_G$  which is the same voltage as the sense voltage  $T_s$ . Thus, the capacitance between  $T_s$  and  $T_B$  15 include the capacitance between bit line and its neighbor 1  $C_{bb1}$  and the junction capacitance  $C_{bs1}$  and  $C_{bs2}$  for the switched transistors.

20           The measurement of the capacitance between the bit line 82 and both of its neighbors is illustrated in Figure 13. Bit line 82 is connected to the sensed terminal  $T_s$  and both neighboring bit lines are connected to the bias terminal  $T_B$ . Cell plate 88 and the bulk 96 of the transistors are connected to the guard terminal  $T_G$ . They have the same voltage applied 25 as to the sensed terminals  $T_s$ . The resulting capacitance is the sum of the capacitance to the adjacent or neighboring bit lines  $C_{bb1}$  and  $C_{bb2}$  and the switched transistors junction capacitance  $C_{bs1}$  and 30  $C_{bs2}$ .

35           The measurement of the capacitance between the bit line and all of their elements in the integrated circuit is illustrated in Figure 14. The bit line is connected to the sensed terminal  $T_s$ . The neighboring bit lines and the cell plate are connected to the bias

terminal  $T_B$ . The bulk body or well 96 is also connected to a biasing voltage terminal  $T_{BR}$  or which indicates that it is reversed bias with respect to the bit line to produce the depletion region to obtain a junction capacitance.

Figure 15 illustrates a measuring pad 83 connected to the bit line 82. A pair of guard or shield strips 87 are provided adjacent the pad 83 on the same plane or interconnect level. A shield plate 89 is provided below the pad 83 and the shield strips 87 at a different level to segregate the pad 83 for the remainder of the integrated circuit. The shield strips 87 and the pad 89 are connected to the guard terminal  $T_G$  to isolate the pad 83 and prevent it from affecting or creating any parasitic capacitance in the integrated circuit during the testing. The structures 83, 87 and 89 are provided on the integrated circuit for tests or measurement purposes. The arrows indicate independent connections for the capacitor cell plate 86P, word line 84P, the body bulk or well region 96P and the neighboring word line 82P.

The number of pads and shielding structure depends on the number of measurements being made on an integrated circuit and the various locations to be sampled or tested. Other than the pad structure or shield structure, there is no additional circuitry required on the integrated circuit to perform the present method. The measure instrument is generally connected to a probe or probing station.

Making the same measurements with respect to the word line is illustrated in Figures 16-21. Those elements having the same structure as that in Figures 10-15 have the same numbers. As illustrated in Figures 16 and 17, there are four illustrated access transistors 90, each are having its gate connected to

a word line 84. Only a single bit line 82 is illustrated in the schematic 17 although three bit lines are illustrated in the remainder of the drawings. Other than the definition of the capacitors in Figure 16, all of the structure will not be described in detail since it is similar to that in Figures 10-15.

The inter-word line capacitance is illustrated as Cww1 and Cww2. The third word line or second neighbor word line 84 is not illustrated in the Figures. The capacitance between the word line 84 and the cell plate 88 is Cwp. The capacitance between the word line and the bit line is not illustrated since they are separated by the capacitor plate 88 and therefore do not exist. The capacitance between the word line 84 and the bulk, well or substrate 96 is Cwg. The junction capacitance of the word line driver transistor, namely the row decoder loading is represented by Cws.

The measuring of the total capacitance with respect to one of the word lines 84 is illustrated in Figure 18. The word line 84 under consideration is connected to the sense terminal  $T_s$ . All of the other terminals in the circuit are connected to a biasing terminal  $T_b$ . As discussed previously with the body or bulk 96 is connected to a biasing voltage  $T_{BR}$  or which reverse biases the body with respect to the source and drains to produce the junction capacitance. Thus, the total capacitance sensed includes the sum of the capacitance between the adjacent word line Cww1 and Cww2, the capacitance between the word line and the cell plate Cwp, the capacitance between the word line and the bulk Cwg and the junction capacitance of the word line driver transistor Cws. As in the bit line,



the word line drive transistor and the access transistors are all turned off.

Measuring the capacitance between the word line 84 and both of its neighboring word lines is illustrated in Figure 19. Only of one th neighboring word lines is shown. The center word line 84 is connected to the sense terminal  $T_s$  and the neighboring word lines are connected to the biasing terminal  $T_b$ . The cell plate 88 and the body or bulk 96 are both connected to the guard terminal  $T_g$  which has the same voltage as the sense terminal  $T_s$ . Thus, the resulting measurement is of the capacitance between the pair of neighboring word line Cww1 and Cww2 and the drive transistor junction capacitance Cws.

To eliminate one of the neighboring word lines from the total capacitance is illustrated in Figure 20. The sense terminal  $T_s$  is connected to one of the word lines 84. One of the neighboring bit lines is connected to the biasing terminal  $T_b$  as are the other word line, the cell plate 88 and the bulk 96. The other word line is connected to the guard terminal  $T_g$  which has the same voltage as the sensor terminal  $T_s$ . The resulting measurement would be the capacitance between the two word lines Cww2, between the word line and the cell plate Cwp, the junction capacitance between the word line and the bulk Cwg and the junction capacitor of the word line driver Cws.

Figure 21 illustrates the additional structure which is provided for access to the word line 84. As with respect to Figure 15 for the bit line, there is a sense pad 83W which is on the top metal layer connected to the word line 84. It is surrounded by a close shield 87W. On a lower metal layer at the same level as the word line 84 is a U-shaped shield plate 89W. Independent access to the word lines at pad 82P,

the adjacent word lines at 84P and the cell plate at 88P are also illustrated by the arrows.

A further example is a measurement of capacitance between wire lines, conductors or interconnects on the same plane or different planes of an integrated circuit. The capacitance between a wire and another wire is performed by connecting one of the wires to a sense terminal  $T_s$  and the other wire to a bias terminal  $T_b$ , for example, a ground. All those wires in the integrated circuit, which would produce, a parasitic capacitance and that are not to be included, are connected to a guard terminal which has the same voltage value as that of the sensing terminal. To measure the capacitance between line L1 and L2 is illustrated in Figures 22 and 23. The sense terminal  $T_s$  is connected to line L1 100 and ground or a bias terminal  $T_b$  is connected to line L2 102. The other adjacent line L3 104 is connected to a guard terminal and the wire interconnect at a lower level 106, is also connected to a guard voltage  $T_g$ .

As is illustrated in Figure 23, the wire 100 includes a contact pad 110. The line 104 surrounds contact pad 110 and is parallel to the line 100 and includes a contact terminal 114. The second line L2 is illustrated as 102 parallel to and in the same plane as the line 100 and includes a pad 112. A guard plate 108 extends below the lines 100, 102 and 104 as well as the contact pad 110 and includes the terminal pad 118. The line 102 is not connected to the line 104.

To measure the capacitance between levels or planes is illustrated in Figures 24 and 25. The line 100 is connected to a sense terminal  $T_s$  and the lower line or plate 106 is connected to a biasing terminal  $T_b$  or ground. The adjacent leads 104 are connected

together and connected to a guard terminal  $T_g$  which is the same voltage as the sense voltage  $T_s$ . Thus, the capacitance between the line 100 and the lower level of the linear pad 106 is measured. The line 100 and its pad 110 are surrounded by the lines 104. The lower level line 106 lies below the line 100 and includes a terminal 116 at the same level as the line 100 and lead 104. Plate 108 is disconnected from 106 and includes a terminal 118 connected to the guard terminal TG. This isolates the pad 110 of the line 100 from the remainder of the integrated circuit or circuit structure.

The example previously considered included metal contacts and/or interconnect. The next example in Figures 26-28 illustrates polysilicon connectors and interconnects and measurements of the capacitance therebetween. A first layer of polysilicon 120 is separate from a substrate 122 by the field oxide 124. A second layer of polysilicon 126 is separated from the first layer of polysilicon 120 by oxide layer 128. A first metal layer 130 is separated from the oxide layer 128 by field oxide 132. Line L1 is connected to pad 1, line L2 is connected to pad 2 and line L3 is connected to pad 3. Line L1 is connected to one of the second level polysilicon 126 and line 2 is connected to the adjacent second level of polysilicon 126.

The resulting of capacitance are illustrated in Figure 28. The capacitance between the second level of polysilicon 126 and the first level of polysilicon 120 is signified Ccap 1 and Ccap 2 for lines L1 and L2, respectively. The capacitance between the first line L1 and the second line L2 with the first level polysilicon 120 is signified by capacitance CL1 and CL2 respectively. The capacitance between L1 and L2

5

10

15

20

25

30

35

capacitance between the first and second portions.  
The voltage and potential may be applied to external  
terminals connected to the respective regions.  
Internal terminals are provided connected to the  
5 respective regions. The voltage and potential may be  
applied to internal terminals prior to packaging.

Although the present invention has been described  
and illustrated in detail, it is to be clearly  
understood that the same is by way of illustration and  
10 example only, and is not to be taken by way of  
limitation. The spirit and scope of the present  
invention are to be limited only by the terms of the  
appended claims.

002077 5480 60